Our newly developed neutral beam (NB) etching could firstly accomplish the damage-free (defect-free and smooth surface) fabrication of high aspect rectangular Si-Fins. The fabricated FinFETs realize higher device perfonnance (higher electron mobility) than that using a conventional reactive ion etching. The improved mobility is well explained by the atomically flatness of the neutral beam etched surfaces. Our new results strongly support the effectiveness of the NB technology for the nano-scale CMOS fabrication.
Introduction
Recently, non-planer double-gate (DO) MOSFETs provide a potential solution for the nano-scale CMOS technology thanks to their ability to control the leakage while maintaining a high drive current [1] . However, fabrication of the upstanding Si-Fins requires some challenges. By using a conventional reactive ion (RT) etching, generation of defects due to irradiation of charged particles and vacuum ultraviolet photons during processing give the serious issues on the device performance and reliability ( Fig. 1 ) [2]. The mobility degradation of the dry-etched side wall has already been reported [3] . To overcome these problems, a damage-free neutral-beam etchirig (NBE) system utilizing neutralization of negative ions has been proposed by one of the authors (S. Samukawa) [4] . In this study, to find a potential solution for a damage-free nano-scale CMOS fabrication, we demonstrated the impacts of the NBE through the formation and perfonnance investigation of the FinFETs. (110) and (111), respectively. The process flow of the n-channel FinFET for the performance investigation is summarized in Fig. 3 . An electron beam (EB) resist (SAL-601) was used in order to pattern Si-Fins or to transfer the patterns to a Si0 2 hard-mask. The NBE system used for the vertical-channel fabrication is shown in Fig. 4 . The details of the apparatus were described in the previous paper [5] . The process chamber is separated from the plasma camber by a carbon plate. Numerous apertures in the bottom carbon plate enable us to extract NBs from the plasma with no contaminations. Chlorine (Ch)-based gas chemistry was used in this study and a pulse-time modulated rf (13.56 MHz) power was applied to generate the plasma. The plasma consists of negative and positive ions and the negative ions could be efficiently neutralized by passing through the carbon aperture, as compared with positive ions. We also used a conventional reactive ion etchirig (RIE) with a 13.56-MHz ICP plasma and a Clz-based chemistry. After the Si-Fin etching, the 2.5-nm gate oxide was formed at 850°C and then covered with the n+ poly-Si. Some FinFETs with an additional sacrifi cial oxidation step before the gate oxidation were also made on the (110) SOTs. After the gate electrode formation using the EB lithography and ICP etchirig, a shallow As implantation into the extension of the source/drain (SID) was perfonned, followed by a gate-sidewall formation, a SID implantation, activation annealing and an electrode metallization. Finally, the devices were sintered in a 3% Hz ambient at 450°C for 30 min. (110) and (111) P lanes, respectively.
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